




! POWER-ON RESET





! DTACK GENERATOR




```
! BERR LOGIC
      U114
```




! INTERRUPT LOGIC




```
! SYSTEM CLOCK GENERATOR
```




! TIMEOUT COUNTER




! TIMER CONTROLLER




! REFRESH COUNTER




! DVMA DECODER




! DVMA CONTROLLER




! CONTEXT REGISTER




! SEGMENT MAP




! PAGE MAP



! PROTECTION DECODER



! STATISTICS BIT LOGIC



Logic diagram of the boot loader circuit:

- Input **BOOT** (pin 1) and input **P.P. PROC** (pin 2) are connected to a 74LS08 AND gate.
- The output of this AND gate is **BOOTEN** (pin 3).
- Input **SD.PROM** (pin 1) and input **BOOTEN** (pin 2) are connected to a second 74LS08 AND gate.
- The output of this second AND gate is **SD.BTC** (pin 3).
- Other labels on the right include **NR.RTC** (pin 2) and **P.INTA** (pin 3).

[illegible]


Diagram illustrating the connection of the 74LS288 decoder to the 74LS154 decoder. The 74LS288 decoder outputs (A0 Q0 to A4 Q4) are connected to the 74LS154 decoder inputs (P.A11 to P.A15).

Figure 10 illustrates a 16-bit bus system. It features two 16-bit data buses, one labeled 74LS273 and the other 74LS264. The 74LS273 bus has pins 1 (D1 Q1), 2 (D2 Q2), 3 (D3 Q3), 4 (D4 Q4), 5 (D5 Q5), 6 (D6 Q6), 7 (D7 Q7), and 8 (D8 Q8). The 74LS264 bus has pins 1 (1A V1), 2 (1A V2), 3 (1A V3), 4 (1A V4), 5 (1A V5), 6 (1A V6), 7 (1A V7), and 8 (1A V8). Both buses are connected to a common 16-bit bus labeled '16'. The 74LS273 bus is also connected to a 'WR_ENABLE' signal and the 74LS264 bus is connected to a 'RD_ENABLE' signal.


```
! RASTEROP PROCESSOR
```

! PARITY LOGIC

```
! P2-BUS INTERFACE
```



! RS423 DRIVERS



! ADDRESS OUT

! ADDRESS IN

! DATA BUFFERS

